


UNIT-4

MEMORY

BASIC CONCEPT AND HIERARCHY:-

Memory Hierarchy:-



(Memory Hierarchy in a computer system)

⇒ memory unit is an essential component in any digital computer.

⇒ It is needed for storing Programs and data.

⇒ The memory unit that communicates directly with the CPU is called the main memory.

M.S

⇒ Devices that provide back-up storage are called "Auxiliary memory". The most common auxiliary devices used in computer systems are magnetic Tapes and magnetic Disks. They are used for storing system Programs, large data files and other back-up information.

⇒ The total memory capacity of computer can be visualized as being a Hierarchy of computer.

⇒ The memory Hierarchy system consists of all storage devices employed in a computer.

⇒ The memory Hierarchy system of all storage devices employed in a computer's system from the slow to an even smaller and faster cache memory accessible to High-Speed Processing Logic.

⇒ magnetic Tapes are used to store removable files.

⇒ magnetic disks are used for Back-up storage.

M.S


⇒ Magnetic Disks are used for Back-up Storage.

⇒ The main memory occupies a central position by being able to communicate with the CPU and with Auxiliary memory devices through an I/O Processor.

⇒ When Programs not residing in main memory are needed by the CPU. They are brought in from Auxiliary memory. Programs not currently needed in main memory are transferred into Auxiliary memory.

⇒ A special very-High speed memory called a cache, sometimes used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate.

Memory Hierarchy in a computer system:




(memory hierarchy in a computer system)

⇒ The overall goal of using a memory hierarchy is to obtain the highest possible average access speed while minimizing the total cost of the entire memory system.

⇒ Multi Programming enable the CPU to process a number of independent program concurrently.

⇒ while the I/O Processor manages the data transfers between Auxiliary memory and main memory, the cache organization concerned with the transfer of information between the main memory and CPU.



Cache memory!:- To increase processing speed we use a special type High speed memory unit that stores the frequently used data by Processor. This is called cache memory. It is an intermediate memory that exists between processor and main memory.


⇒ Auxiliary memory has

- (a) Large Storage capacity
- (b) In expensive
- (c) Low Access Speed.

⇒ Cache memory has

- (a) Small Storage capacity.
- (b) expensive
- (c) High Access Speed.



Memory:- The storage unit in computer do store information and data.



Primary memory / main memory:- mainly of two types.

- (1) RAM ⇒ Random Access memory.
- (2) ROM ⇒ Read only memory.

M.S



cache
memory
is high
speed
memory

Size of cache memory is less than main memory.

if the required data is found in cache then it is called cache hit. Otherwise it is called cache miss.

for ex we searched for information 10 times and we found the required data 8 time and 2 times the data was not found.

Hit = 8
miss = 2

$$\frac{\text{Number of Hit}}{\text{Number of miss}} = \text{Hit Ratio}$$


M.S

Factors for memory:

- ① Accessing speed.
- ② Storage capacity - size
- ③ Cost


When we arrange different types of memories according to above factors, then that arrangement is called memory hierarchy.

Virtual memory: - virtual memory illusion of very large size memory.



Concept of virtual memory
⇒ swapping

Implementation of virtual memory requires swapping.



Virtual memory! Virtual memory is a storage scheme that provides user an illusion of having a very big main memory. This is done by treating a part of secondary memory as the main memory.

In this scheme user can load the bigger size processes than the available main memory by having the illusion that the memory is available to load the process.

Instead of loading one big process in the main memory the operating system loads the different parts of more than one process in the main memory.

How virtual memory works! - In this scheme whenever some pages need to be loaded in the main memory for the execution and the memory is not available for those many pages. Then in that case instead of stopping the pages from entering in the main memory, the operating system search for the RAM area that are least used in that recent times or that are not

referenced and copy that into the secondary memory to make the space for the new pages in the main memory.

Advantages of virtual memory:-

- ① The degree of multiprogramming will be increased.
- ② User can run large application with less real RAM.
- ③ There is no need to buy more memory RAM's.

Disadvantages of virtual memory:-

- ① The system becomes slower since swapping takes time.
- ② It takes more time in switching between applications.
- ③ The user will have the lesser hard disk space for its use.

Auxiliary memory:- Types of secondary memory (SM)

- ⇒ Pen drive
- ⇒ CD (compact disk)


M.S

⇒ DVD (Digital versatile disk)


⇒ magnetic Tape

⇒ magnetic Disk


⇒ external Hard disk.




Cassettes
(magnetic Tape)




DISK
Floppy



CD



DVD




circuit-Base-chip

Auxiliary memory :- Auxiliary memory is known as the lowest - cost highest - capacity and slowest access storage in a computer system. It is where Programs

M.S

Auxiliary memory:- An auxiliary memory is known as the lowest-cost highest-capacity and slowest access storage in a computer system. It is where Programs and data are kept for long-term storage or when not in immediate use. The most common examples of auxiliary memories are magnetic tapes and magnetic disks.

Magnetic Disks:- A magnetic disk is a type of memory constructed using a circular plate of metal or plastic coated with magnetized materials. usually. Both sides of the disks are used to carry out read/write operations. However several disks may be stacked on one spindle with read/write head available on each surface.



⇒ The memory bits are stored in the magnetized surface in spots along the concentric circles called tracks.

⇒ The concentric circles (tracks) are commonly divided into section called sectors.

Magnetic Tape:-


magnetic tape is a storage medium that allows data archiving collection and back-up for different kinds of data. The magnetic tape is constructed using a plastic strip coated with a magnetic recording medium.

The bits are recorded as magnetic spots on the tape along several tracks. usually seven or nine bits are recorded simultaneously to form a character together with a parity bit.

magnetic tape units can be halted started to move forward or can be rewound. However they cannot be started or stopped fast enough between individual characters for this reason, information to as records.


Memory and Types:- computer memory is a storage device/ place that is used to store information.

Types:- main two types of memory.



M.S

Processor communicate with Primary memory.



Random Access memory - RAM Read & write
Read only memory - Read (system files)
Cache memory (Special memory).

Primary memory:- It is also known as main memory. The memory unit that communicate directly with the CPU called Primary memory.

RAM (Random access memory):- RAM stands for Random access memory. It is volatile memory. The tasks currently performed by the CPU are stored in RAM.

Note:-

- (1) ~~RAM~~ RAM is Part of CPU
- (2) RAM data directly accessed by the CPU.
- (3) It is very fast memory.

Types of RAM:-

- (1) SRAM
- (2) DRAM

M.S

Secondary memory!:- It is also known as auxiliary memory. The memory unit which is provide back-up storage called secondary memory.

Ex Pendrive, HDD, floppy disk.

Difference between RAM & ROM!:-

RAM

- ① RAM stands for Random Access memory.
- ② RAM is a volatile memory.
- ③ volatile memory means the stored data are lost, if the power goes off.
- ④ RAM data can be read, erased or modified.
- ⑤ RAM speed is high.
- ⑥ RAM capacity is high.
- ⑦ RAM is costly.

ROM

- ① ROM stands for Read only memory.
- ② ROM is a non volatile memory.
- ③ Non-volatile memory means the information stored in it is not lost even if the power supply goes off.
- ④ ROM data is only read only.
- ⑤ ROM speed is slow as compare to RAM.
- ⑥ ROM capacity is low.
- ⑦ ROM is cheaper as compare to RAM.

③ RAM Speed used to store data that has to be currently processed by CPU temporarily.

④ Static RAM and Dynamic RAM is the type of RAM.

③ ROM is used to store data that is needed to boot start the computer.

④ MRAM, PROM, EPROM, EEPROM are the type of ROM.

Difference between SRAM and DRAM:-

SRAM

① SRAM consists of internal flip-flops.

② Information stored in the form of bits.

③ No chance of leakage.

④ SRAMs are costlier than DRAM.

⑤ More power consumption than DRAM.

⑥ Low storage density than DRAM.

DRAM

① DRAM consists of MOS transistor and capacitors.

② Information stored in the form of charge.

③ Possibility of charge leakage.

④ DRAMs are less costlier than SRAM.

⑤ DRAMs less power consumption than SRAM.

⑥ It is ~~read~~ High storage density than SRAM.

Disadvantages of fifth generation Computers:-

⇒ It tends to be sophisticated and complex tools.

⇒ It pushes the limit of transistor density

⇒ In these computers, very Low-Level Languages are required.

⇒ They may be harmful in terms of making human brains doomed and dull.

COMPUTER MEMORY:-

Memory is just like a human brain. It is used to store data and instructions.


⇒ Computer memory is the storage space in the computer, where data is to be processed and instructions required for processing and stored.

⇒ The memory is divided into large number of small parts called cells.

⇒ Each cell has a unique address which varies from 0 to memory size minus.

⇒ Whenever we talk about the memory of a computer system, we usually talk about the main or primary memory.


Types of computer memory :-



Cache.

Cache memory :-

- ⇒ Cache memory is very High Speed Semiconductor memory which can Speed up the CPU.
- ⇒ It acts as a buffer between the CPU and main memory.
- ⇒ Cache memory is used to reduce the average time to access data from the main memory.
- ⇒ It is used to hold those Parts of data and Program which are most frequently used by the CPU.



Advantages of Cache memory:-

- ⇒ Cache memory is faster than main memory.
- ⇒ It consumes less access time as compared to main memory.
- ⇒ It stores the Program that can be executed within a short period of time.
- ⇒ It stores data for temporary use.

Disadvantages of Cache memory:-

- ⇒ Cache memory has Limited capacity.
- ⇒ It is very expensive.

Primary memory (main memory):-


- ⇒ Primary memory is an essential component of a computer system.
- ⇒ Program and data are loaded into the Primary memory before processing.

Primary memory is computer memory that is accessed directly by the CPU.

⇒ Primary memory is also known as main memory or may also refer to internal memory and primary storage.

⇒ Computer memories that are directly accessed by the Processor using data bus are called Primary memory.

There are two types of Primary memory



(1) RAM (Random Access memory) :-

⇒ RAM is the main memory or the Primary Storage of the Computer and is also known as the working area of the Computer.

⇒ RAM is volatile in nature. That means Data is retained in RAM as long as

The computer data is on, but it is lost when the computer is turned off. When the computer is rebooted, the OS and other files are reloaded, the OS and other files are reloaded into RAM, usually from an HDD and SSD.

⇒ The features of the RAM are that the computer can read the data from RAM and can also write data into the RAM.

There are two types of RAM:-

(1) SRAM (Static Random Access memory):-

⇒ SRAM is costly because the computer can read and write the data from SRAM and it also consumes less power.

⇒ Data is stored using the six transistor memory cell.

⇒ Static RAM is mostly used as a cache memory for the processor (CPU).

Characteristics of Static RAM:-

- (1) Long Life
- (2) No need to refresh
- (3) faster
- (4) used as cache memory.
- (5) Large size.

(2) DRAM (Dynamic Random Access memory)!

- ⇒ It is less costly than the SRAM and that's why the DRAM consumes more energy and is also slower than the SRAM.
- ⇒ It is a type of RAM which allows you to store each bit of data in a separate capacitor within a particular integrated circuit.
- ⇒ It is standard computer memory of any modern desktop computer.

Characteristics of Dynamic RAM:-

- (1) Short Data lifetime.
- (2) Needs to be refreshed continuously
- (3) Slower as compared to SRAM
- (4) Used as RAM
- (5) Smaller in size.
- (6) Less expensive.

ROM (Read only memory)!

- ⇒ Read only memory (ROM) is non-volatile in nature. meaning it also holds its memory even when power is removed.
- ⇒ As its name shows that it's read-only. so we cannot write into it.
- ⇒ It is a type of storage medium that permanently stores.

There are two types of ROM:-

(1) PROM (Programmable Read only memory):-

→ Its limitation is that PROM Programs the data only once after that cannot be changed. So due to this feature, it is named as a one time programming device.

(2) EPROM (Erasable Programmable Read only memory)

It's next version of the ROM and in it, the data can be programmed many times, but when this rewriting and erasing is performed, the chip becomes useless.

(3) EEPROM (Electrically Erasable ROM):-

This is the next version of ROM and EPROM and in this, the data can be erased using electrical signals. And the data can be erased many times in EEPROM about ten thousands times data can be erased and rewritten.

Characteristics of ROM:-

- (1) Non-volatile in nature.
- (2) Cannot be accidentally changed.
- (3) Easy to test.
- (4) more reliable than RAM's
- (5) static and do not require refreshing.

Secondary memory:

- ⇒ Secondary memory or auxiliary memory to permanently store the data and instruction for future use.
- ⇒ The secondary memory is non-volatile and has larger storage capacity than primary memory.
- ⇒ It is slower and cheaper than the main memory. But it cannot be accessed directly by the CPU.
- ⇒ The CPU can't directly access the secondary memory. First the secondary memory data is transferred to primary memory then the CPU can access it.

Example: examples of secondary memory devices include Hard Disk, Drive (HDD), CD/DVD, memory card etc.

- ⇒ SSD (Solid State Drive) is the latest secondary storage device which supports very fast data transfer speed as compared to HDD's.

Characteristics of Secondary memory:-

- ⇒ These are magnetic and optical memories.
- It is known as the backup memory.

- ⇒ It is non-volatile memory.
- ⇒ Data is permanently stored even if power is switched off.
- ⇒ It is used for storage of data in a computer.
- ⇒ Computer may run without the secondary memory.
- ⇒ Slower than primary memory.

Difference between RAM & ROM

RAM	ROM
(1) RAM stands for Random Access memory.	(1) ROM stands for Read only memory.
(2) Volatile (maintains its data while the device is powered) in nature.	(2) Non-volatile (does not lose content when power is lost) in nature.
(3) Stores information temporary.	(3) Stores information permanently.
(4) Requires flow of electricity to retain data.	(4) Does not require flow of electricity to retain data.
(5) Large size with higher capacity.	(5) Small size with less capacity.
(6) Used for both read and write.	(6) Used only for reading.
(7) Used for both read and write.	(7) Used only for reading.

2D and 2.5 D (DIMENSION) memory/RAM:


The internal structure of memory is made of cells that contain memory bit. The group of 8-bit make-up a byte ($8 \text{ bit} = 1 \text{ byte}$).

The memory is in the form of multi-dimensional array of rows and columns. memory can be organized in two ways.


- ① 2-D - organization.
- ② 2.5D - organization.

2-D organization:- In 2-D organization memory is divided in the form of matrix. each row contains a word (set of 4-bits).


In this memory organization. A decoder is used for the Address calculation of any from the memory in Row wise manner.



calculation of any from the memory in Row wise manner.



2.5D organization:- In 2.5-D organization All of scenario is same but we have two different decoders are for Row and another for column. to calculate or find the Address of the words in Both column (reference) or Row reference.



Comparison between 2-D & 2.5-D organizations:

- ① In 2-D hardware is fixed but in 2.5 hardware may change.
- ② 2-D required more number of gates while 2.5 D required less.
- ③ 2-D is more complex than 2.5D.

Page Replacement Algorithms:

⇒ In a computer operating system that uses paging for virtual memory management. Page Replacement Algorithms decide which memory Page-out (Swap-out - write to disk) when a Page of memory needs to be allocated.

⇒ When a Program starts execution one or more Pages are transferred in to main memory and the Page-table is set to indicate their Position.

The Program is executed from main memory until it attempts to reference a Page that is still in auxiliary (Secondary) memory. This condition is called Page fault.

Page fault: if the required Page is not present in (main) memory. The Page fault occurs which requires I/O operations.


When Page fault occurs the execution of Program is suspended until the required Page is brought into main memory.

* A new is then transferred from auxiliary memory to main memory.

* If main memory is full. It would be necessary to remove a Page from memory block to make room for the new Page.

* The Policy for choosing Pages to remove is determined from Page Replacement algorithm is used.

Page Replacement selection of Page to be removed from main memory.



The goal of a replacement policy is to try to remove the page least likely to be referenced in the immediate future.

most commonly used page replacement are:

- ① FIFO (first in first out)
- ② LRU (Least - recently used)
- ③ OPT (optimal)
- ④ MRU (most - recently used)

① FIFO (first in first out):

Page - Replacement Algorithm:-

⇒ FIFO is easy to implement.

⇒ It selects the page for replacement that has been in memory the longest time.

⇒ oldest page in memory is selected for replacement.


⇒ It keeps a list & replace page from tail and add page at the head.

M.S


Reference string:-

1, 2, 1, 3, 5, 7, 3, 2, 5, 4, 6

Page frame = 3



Ex 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 3
 number of frame is 4. find the number of Page fault (FIFO).





Number of Page fault = 7

Page Hit = 7

Ex-3 3, 8, 2, 3, 9, 1, 6, 3, 8, 9, 3, 6.

2, 1, 3

Consider a main memory with five Page frames and the following sequence of Page references (FIFO).



Number of Page fault = 9

Hits = 6 Ans

M.S

LRU (Least Recently used) Page Replacement Algorithm:

⇒ LRU selects a Page for Replacement which has not be used for the longest time in main memory.


⇒ keeps a list and replace Pages by looking back into time.

⇒ It is implemented by associating a counter with every Page that is in main memory.

Ex Reference String:

7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1,
2, 0, 1, 7, 0, 1

number of frames = 4.



2	2	2	2	2	2	2
4	4	4	4	4	4	1
0	0	0	0	0	0	0
3	3	3	3	3	3	3
*	Hit	Hit	Hit	Hit	Hit	*

2	2	2	2	2	2
1	1	1	1	1	1
0	0	0	0	0	0
3	3	3	7	7	7
Hit	Hit	Hit	*	Hit	Hit

Number of fault = 8

Hit = 12 AP

Ex2 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0,

3, 1, 2, 0 Number of frame = 3

(LRU).

		1	1	1	3	3	3	2	2
	0	0	0	0	0	0	0	0	3
7	7	7	2	2	2	2	4	4	4
*	*	*	*	Hit	*	Hit	*	*	*

2	2	1	1	1
3	3	3	3	0
0	0	0	2	2
*	Hit	*	*	*

Number of Page fault = 12


Hit = 3

AP

Ex-3 Reference string :

1, 2, 3, 4, 2, 1, 5, 6, 2, 1, 2, 3, 7, 6,
3, 2, 1, 2, 3, 6,

Number of frames = 3 (LRU).



Number of fault = 15

Hit = 5 AP

③ Optimal Page Replacement Algorithm:-

⇒ It has lowest Page fault rate of all algorithms.

⇒ optimal policy replace the Page that will not be used for the longest period of time.

⇒ It uses the time when a Page is to be used next.

M.S

Q1 Reference string:

7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0,
1, 7, 0, 1, Number of frame = 4 (OPT)

			2	2	2	2	2	2	2	2
		1	1	1	1	1	4	4	4	4
	0	0	0	0	0	0	0	0	0	0
7	7	7	7	7	3	3	3	3	3	3
*	*	*	*	hit	*	hit	*	hit	hit	hit

2	2	2	2	2	2	7	7	7
4	4	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0	0
3	3	3	3	3	3	3	3	3
hit	hit	*	hit	hit	hit	*	hit	hit




Number of Page fault = 8

Number of hit = 12 Ans

Q2 Reference String

1, 2, 3, 4, 2, 1, 5, 6, 2, 1, 2, 3,
7, 6, 3, 2, 1, 2, 3, 6

Number of frames = 3 (OPT)



Number of Page fault = 11




Hit = 8 AP

④ most recently (frequently) used Page Replacement Algorithms (MRU):-

Replace the most Recently (frequently) used Page in Page.

Reference string:

7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1,
2, 0, 1 Number of frame = 4




Number of Page fault = 12

Hit = 8 Ans

M.S

virtual memory implementation using Paging

virtual memory is a concept that gives an illusion to the user that he has sufficient main memory (RAM) to execute any Program/application of any size, however computers actually have relatively smaller main memory.



virtual Address (Logical Address) :-

Each address in virtual memory is called address space.

M-S

Address space:- Set of all virtual address is called address space.

memory Address (Physical Address):-


Each Address in main memory is called memory Address.

memory space:- The set of all memory addresses is called memory space.

swapping:- Swapping is a mechanism in which a process temporarily moved out from main memory to secondary storage (disk) and another process moved in from secondary storage (disk) to main memory. After some time the first process again brought back to main memory.

Address mapping:- Address mapping specify how to convert virtual address to memory Address.

M.S



Cache memory (organization):

Cache memory: The term cache means a safe place for hiding or storing things.

⇒ Cache memory (CM) is a small, fast memory which holds copies recently accessed instructions and data.

⇒ when the processor makes a request for memory reference the request is first sought in the cache.


Cache memory

⇒ if we get that memory reference which is requested we call it.
CACHE HIT otherwise CACHE MISS.

M.S

=> In the case of cache miss, requested element is brought from a subsequent memory level from memory hierarchy and placed in cache.

=> In the case of cache miss, requested element is brought from a subsequent memory level from memory.



(memory hierarchy)

M.S

⇒ A block of elements are transferred from main memory to cache memory by expecting that the next requested element (Spatial locality) and this has to happen under one main memory Access time.

Some main points of cache organization:-

⇒ Cache is organized not in bytes, but as blocks of cache lines with each line containing some no of bytes (16-64)

⇒ Cache lines do not have fixed addresses which enables the cache system to populate each cache line with a unique (non-contiguous) address.

Three methods for filling a cache line.

① Fully Associated — The most flexible.

② Direct mapping — The most basic.

③ Set Associative — A combination of the two-way set.

M.S


Cache memory mapping techniques:-

Cache memory mapping means how data is copied (mapped) from main memory to cache memory.

mapping techniques:-

Direct mapping:- In this mapping main memory blocks are copied to a fixed block of cache memory. but one at a time.

Let Cache memory block No = C_b
main memory block No = m_b
Number of block in cache = C
Number of block in main memory = m



In which Line

$$\boxed{k \bmod n}$$

where k is block number
 n = number of lines

$$B_0 = 0 \bmod 4 = 0$$

↳ Remainder

$B_0 \rightarrow$ Line Number zero $\rightarrow L_0$

$$B_1 \rightarrow 1 \bmod 4 = 1 \Rightarrow L_1$$

$$B_5 \rightarrow 5 \bmod 4 = 1 \Rightarrow L_1$$

$$B_2 \rightarrow 2 \bmod 4 = 2 \Rightarrow L_2$$

$$B_6 \rightarrow 6 \bmod 4 = 2 \Rightarrow L_2$$

1 word = 1 byte

Block size = 4 words

total No of words = 128 words

Block = 4 words

$$\text{No of block} = \frac{128}{4}$$

$$= 32 \text{ blocks}$$

Number of Line = 4

total No of words = 16

$$1 \text{ Line word} = \frac{16}{4}$$

$$= 4 \text{ words}$$

formula:

$$\text{Cache memory Block Number} = \left(\begin{array}{c} \text{main} \\ \text{memory} \\ \text{Block} \\ \text{Number} \end{array} \right) \bmod \left(\begin{array}{c} \text{Number of} \\ \text{cache block} \end{array} \right)$$

$$\boxed{C_b = m_b \bmod C}$$


M.S

Block offset $\Rightarrow$ Number of bytes required to represent a word,

$$\Rightarrow 2^1 = 2\text{-bit}$$


Cache Address! Some number of bits in add of cache also.

Logical Address:-



Ex

001	01	00 $\Rightarrow$ 20	} block Line No - 5
001	01	01 $\Rightarrow$ 21	
001	01	10 $\Rightarrow$ 22	
001	01	11 $\Rightarrow$ 23	



m.s

$$\text{Number of main memory blocks} = \frac{\text{total main memory words}}{\text{Block Size}}$$

$$\text{Number of cache memory blocks} = \frac{\text{total cache memory words}}{\text{Block size}}$$


At a time only one block can reside in a line.

Now How we can access a word

Range $\Rightarrow 0 - 127$

Physical Address:

Number of bits req. = $2^7 = 128$



$$\text{Block No} = \frac{32}{2^5}$$

M.S

Block of set = no of word in one
block = 4

No of bits for block off-set = 2^2
 $\Rightarrow 2 \text{ bit.}$

Numerical:-

① consider a direct mapped cache of size 16KB with block size 256 bytes. The size of main memory is 128KB find out the Number of bit in Tag and Tag directory size.

sol
given

Cache memory size = 16 KB

Block size = Line size = frame size
= 256 bytes.

main memory size = 128 KB


(we consider that the memory is byte)

Number of bits in Physical Address

Size of main memory = 128 KB
 $= 2^7 \times 2^{10} \text{ bytes}$
 $= 2^{17} \text{ bytes}$

M.S

The number of Physical address = 17 bits



Number of bits in block offset
we have

$$\begin{aligned}\text{Block Size} &= 256 \text{ bytes} \\ &= 2^8 \text{ bytes}\end{aligned}$$

No of Bits in block offset = 8-bit

Number of bits in Line No

$$\text{total No of Line in cache} = \frac{\text{cache size}}{\text{Line size}}$$

$$= \frac{16 \text{ KB}}{256 \text{ bytes}}$$

$$= 16 \times 10^3$$

$$= \frac{16 \times 10^3}{2^8}$$

$$= 16 \times 2^2 \text{ bit}$$

$$= 2^4 \times 2^2 \text{ bit}$$

$$= 2^6 \text{ bit}$$

$$= 6 \text{-bit}$$

$$= 6 \text{-bit}$$

M.S

Number of bit in Line No = 6-bit


Number of Tag Bit = No. of bit in Physical Address —

$$(No\ of\ bits\ in\ Line\ No) + No\ of\ Bits\ in\ Block\ offset$$

$$= 17 - (6\text{-bit} + 8\text{-bit})$$

$$= 3\text{-bit}$$

No of Tag Bit = 3-bit



Tag directory size = No of Tags x Tag size

$$= No\ of\ Line\ in\ cache \times No\ of\ Bits\ in\ Tag$$

$$= 2^6 \times 3\text{-bit}$$

$$= 64 \times 3\text{-bit}$$

$$= 192\text{-bit}$$

$$= 24\text{ byte}$$

$$8\text{-bit} = 1\text{ byte}$$

$$1024\text{ bytes} = 1\text{ KB}$$

$$1024\text{ KB} = 1\text{ MB}$$

$$1024\text{ MB} = 1\text{ GB}$$

$$1024\text{ GB} = 1\text{ TB}$$

Q2 Consider a direct mapped cache of size 512 KB with Block size 1 KB. There are 7 bits in the Tag. Find size of main memory and Tag directory size.

Sol given

$$\text{Cache memory size} = 512\text{ KB}$$

$$\text{Block size} = \text{frame size} = \text{Line size} = 1\text{ KB}$$


$$\text{No of Bits in Tag} = 7\text{ bits}$$

$$\text{No of Bits in Block offset} =$$

$$\begin{aligned}\text{Block size} &= 1\text{ KB} \\ &= 2^{10}\text{ bytes}\end{aligned}$$

$$\text{Number of bits in block offset} = 10\text{-bits}$$

M.S




Number of bits, in Line Number

$$\text{Total Number of Line in cache} = \frac{\text{Cache size}}{\text{Line size}}$$

$$= \frac{512 \text{ KB}}{1 \text{ KB}}$$

$$= 2^9 \text{ lines}$$

Number of bits, in line Number = 9-bit



Number of Bits, in Physical Address =

No of Bits in Tag + No of

Bits in Line No + No

of Bits in Block offset

$$= 7 + 9 + 10$$

$$= 26 \text{ bits}$$

M.S

Size of main memory
Number of bits in Physical Address = 26-bit
Size of main memory = 2^{26} bytes

$$\boxed{\text{Size of main memory} = 64 \text{ MB}}$$

Tag directory size = No of Tags bit $\times$
Tag size

= Number of Line in cache $\times$ No of
bit in Tag

$$= 2^9 \times 7\text{-bit}$$

$$= 3584\text{-bits}$$

$$= 448 \text{ bytes}$$

$$\boxed{\text{Tag directory size} = 448 \text{ bytes}}$$

AP

M.S

Ex3 consider a direct mapped cache with block size 4KB. The size of main memory is 16 GB and there are 10-bits in the Tag find

(1) Size of cache memory.

Q1 Tag directory size

Size of cache memory = 16 MB

Tag Directory size = 5120 bytes

Practicals Problem

Numerical FULLY ASSOCIATIVE MAPPING

Ex1

Consider a fully associative mapped cache of size 16KB with block size 256 bytes. The size of main memory is 128 KB find out the Number of bits in Tag and Tag directory size.

Sol given

cache memory size = 16 KB

M.S


Block size = Line size = 256 bytes

main memory size = 128 KB

Number of Bits in Physical Address
we have


$$\begin{aligned}\text{size of main memory} &= 128 \text{ KB} \\ &= 128 \times 2^{10} \text{ bytes} \\ &= 2^7 \times 2^{10} \text{ bytes} \\ &= 2^{17} \text{ bytes}\end{aligned}$$

Number of bits in Physical Address = 17 bits



Number of Bits in Block offset
we have Block size = 256 bytes
 $= 2^8 \text{ bytes}$

Number of bits in block offset = 8-bits



$$\text{Number of bits in Tag} = \text{No of Bits in Physical Address} - \text{No of Bits in Block offset}$$

$$= 17 - 8 \text{ bits}$$

$$= 9 \text{ bits}$$

$$\text{Number of bits in Tag} = 9 \text{ bits}$$

$$\text{No of Line in cache} = \frac{\text{Cache Size}}{\text{Line size}}$$

$$= \frac{16 \text{ KB}}{256 \text{ bytes}}$$

$$= \frac{16 \times 2^{10} \text{ bytes}}{2^8 \text{ bytes}}$$

$$= \frac{2^{14}}{2^8}$$

$$= 2^6 \text{ Lines}$$

$$\text{Tag Directory size} = \text{No of Tags} \times \text{Tag size}$$

$$= \text{Number of Lines in cache} \times \text{No of bits in Tag}$$

$$= 2^6 \times 9 \text{ bits}$$

$$= 64 \times 9 \text{ bits}$$

M.S

$$= 576 \text{ bits}$$

$$= 72 \text{ bytes}$$

$$1 \text{ byte} = 8 \text{ bits}$$

$$576 \text{ bits} = \frac{576}{8}$$

$$= 72 \text{ bytes}$$

Tag directory size = 72 bytes

Ex3 Consider a fully associative mapped cache of size 512 KB with Block size 1 KB. There are 17-bits in the Tag. Find out the size of main memory and Tag directory size.

Sol give

$$\text{Cache memory size} = 512 \text{ KB}$$

$$\text{Block size} = \text{frame size} = \text{Line size} = 1 \text{ KB}$$

$$\text{Number of Bits in Tag} = 17 \text{ bits.}$$

$$\text{Number of Bits in Block offset!}$$

$$\text{Block size} = 1 \text{ KB}$$

$$= 2^{10} \text{ bytes}$$

$$\text{Number of bits in block offset} = 10 \text{ bits}$$


M.S

Number of Bits in Physical Address =

No of bit in Tag + No of bits
in Block
offset

$$= 17 \text{ bits} + 10 \text{ bits}$$

$$= 27 \text{ bits}$$



Size of main memory:-

Number of Bits in Physical Address = 27 bits

$$\text{Size of main memory} = 2^{27} \text{ bytes}$$

$$= 128 \text{ MB}$$

$$\text{Number of Lines in cache} = \frac{\text{Cache Size}}{\text{Line size}}$$

$$= \frac{512 \text{ KB}}{1 \text{ KB}}$$

$$= 512 \text{ Lines}$$

$$= 2^9 \text{ Lines}$$

$$= 2^9 \text{ Lines}$$

M.S

Tag directory size:-

$$\begin{aligned}\text{Tag directory size} &= \text{No of Tags} \times \text{Tag size} \\ &= \text{No of line in cache} \times \text{No of Bits in Tag}\end{aligned}$$

$$\begin{aligned}&= 2^9 \times 17 \text{ bits} \\ &= 8704 \text{ bits} \\ &= 1088 \text{ bytes}\end{aligned}$$

Size of Tag directory = 1088 bytes

Ans

Ex3 Consider a fully associative mapped cache with block size 4KB. The size of main memory is 16 GB find the number of bits in Tag.

Number of bits in Tag = 22-bits

Practicals
Problems

M.S

SET ASSOCIATIVE MAPPING:-

ex-1 consider a 2-way set Associative mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB find the Number of bits in Tag and Tag directory size

sol given

set size = 2

Cache memory size = 16 KB

Block size = frame size = Line size = 256 bytes

main memory size = 128 KB


Number of Bits in Physical Address.

size of main memory = 128 KB

$$= 2^7 \times 2^{10} \text{ bytes}$$

$$= 2^{17} \text{ bytes}$$

No of Physical Address = 17-bits




Number of Bits in block offset

Block size = 256 bytes

$$= 2^8 \text{ bytes}$$

No of Bits in Block offset = 8-bits



No of Line in cache

$$\text{total Number of Lines in cache} = \frac{\text{Cache size}}{\text{Linesize}}$$

$$= 16 \text{ KB}$$

$$= 256 \text{ bytes}$$

$$= 2^4 \times 2^{10} \text{ bytes}$$

$$= 2^8 \text{ bytes}$$

$$= 2^6 \text{ Lines}$$

$$= 64 \text{ Lines}$$

No of line in cache = 64-Lines

M.S


$$\text{Number of sets in cache} = \frac{\text{total No of Lines in cache}}{\text{set size}}$$

$$= \frac{64}{2}$$

$$= 32 \text{ set}$$

$$= 2^5 \text{ sets}$$

Number of bits in Set No = 5-bits



Number of Bits in Tag :-

$$\text{No of Bits in Tag} = \text{No of Bits in Physical Address} - (\text{No of bits in Set No} + \text{No of bits in block offset})$$


$$= 17\text{-bits} - (5\text{ bit} + 8\text{-bits})$$

$$= 17\text{-bits} - 13\text{-bits}$$

$$= 4\text{ bits}$$

m.s

Number of bits in Tag = 4-bits



Tag Directory Size:-

$$\begin{aligned}\text{Tag directory size} &= \text{Number of tags} \times \text{Tag size} \\ &= \text{No of lines in cache} \times \text{No of Bits in Tag}\end{aligned}$$

$$\begin{aligned}&= 64 \times 4\text{-bits} \\ &= 256\text{-bits} \\ &= 32\text{ byte}\end{aligned}$$

Tag directory size = 32 bytes

AP

Ex-2 Consider a 8-way set Associative mapped cache of size 512 KB with block size 1 KB. There are 7-bits in the Tag find out the size of main memory and Tag directory size.

8p given
Set size = 8

cache memory size = 512 KB


Block size = frame size = Line size = 1 KB

Number of bits in Tag = 7-bits

Number of Bits in Block offset -

$$\begin{aligned}\text{Block size} &= 1 \text{ KB} \\ &= 2^{10} \text{ bytes}\end{aligned}$$

Number of bits in block offset = 10-bits




$$\begin{aligned}\text{Number of Lines in cache} &= \frac{\text{Cache size}}{\text{Line size}} \\ &= \frac{512 \text{ KB}}{1 \text{ KB}} \\ &= 512 \text{ lines}\end{aligned}$$

Number of lines in cache = 512-lines

Number of sets in cache:

$$\begin{aligned}\text{total No of sets in cache} &= \frac{\text{total No of Lines in cache}}{\text{set size}} \\ &= \frac{512}{8} \\ &= 64\text{-sets} \\ &= 2^6 \text{ sets}\end{aligned}$$

Number of Bits in Set No = 6-bits



No of Bits in Physical Address:-

M.S

$$\begin{aligned}\text{No of Bits in Physical address} &= \text{No of Bits in} \\ &\quad \text{Tag} + \text{No of bits in set} \\ &\quad + \text{No of Bits in offset}\end{aligned}$$

$$= 7\text{-bits} + 6\text{-bits} + 10\text{-bits}$$

$$= 23\text{-bit}$$

$$\begin{aligned}\text{Number of Bits in Physical Address} \\ = 23\text{-bit.}\end{aligned}$$

Size of main memory:-

$$\begin{aligned}\text{Number of bits in Physical address} &= 23\text{-bit} \\ \text{The size of main memory} &= 2^{23} \text{ bytes} \\ &= 8\text{MB}\end{aligned}$$

Tag directory size:-

$$\begin{aligned}\text{Tag directory size} &= \text{No of Tags} \times \text{Tag size} \\ &= \text{No of lines in cache} \times \\ &\quad \text{No of bits in Tag}\end{aligned}$$

$$= 512 \times 7\text{-bits}$$

$$= 3584 \text{ bits}$$

$$\boxed{\text{Tag directory size} = 448 \text{ bytes}} \quad \checkmark$$

M.S

ex-3 Consider a 4-way set associative mapped cache with block size 4KB. The size of main memory is 16 GB and there are 10-bits in the Tag find the size of cache memory and Tag directory size.

gg given

Set size = 4

Block size = frame size = Line size = 4KB

main memory size = 16GB

Number of bits in Tag = 10-bits


Number of bits in Physical Address:-

size of main memory = 16GB

$$= 2^4 \times 2^{30} \text{ bytes}$$

$$= 2^{34} \text{ bytes.}$$

Physical address = 34-bits



$$1 \text{ GB} = 1024 \text{ MB}$$

$$1 \text{ MB} = 1024 \text{ KB}$$


$$1 \text{ MB} = 10^{10} \text{ KB}$$

$$1 \text{ KB} = 10^{10} \text{ bytes}$$

No of Bits in block offset :-

$$\begin{aligned}\text{Block size} &= 4 \text{ KB} \\ &= 2^2 \times 2^{10} \text{ bytes} \\ &= 2^{12} \text{ bytes}\end{aligned}$$

Number of bits in block offset = 12-bits



Number of bits in set No :-


Number of Bits in set No = No of Bits in

Physical Address - (No of
bits in Tag + No of Bits in
Block offset)

$$\begin{aligned}&= 34 \text{ bits} - (10 \text{ bits} + 12 \text{ bits}) \\ &= 34 \text{ bits} - 22 \text{ bits} \\ &= 12 \text{ bits}\end{aligned}$$

Number of Bits in set No = 12 bits.

M.S



Number of sets in cache:-

Number of Bits in Set Number = 12-bits
 total No of sets in cache = 2^{12} sets

Number of Lines in cache:-

total No of sets in cache = 2^{12} sets
 Each set contains 4 Lines.

total No of Lines in cache = Total No of
 sets in cache $\times$ No of
 Lines in
 each set

$$= 2^{12} \times 4 \text{ Lines}$$

$$= 2^{14} \text{ Lines}$$

Size of Cache memory:-

M.S

$$\begin{aligned}
 \text{Size of cache memory} &= \text{total No of lines in} \\
 &\quad \text{Cache} \times \text{Line size} \\
 &= 2^{14} \times 4 \text{ KB} \\
 &= 2^{16} \text{ KB} \\
 &= 64 \text{ MB}
 \end{aligned}$$

$$\boxed{\text{Size of cache memory} = 64 \text{ MB}}$$

Tag directory size:

$$\begin{aligned}
 \text{Tag directory size} &= \text{No of Tags} \times \text{Tag size} \\
 &= \text{No of Lines in cache} \\
 &\quad \times \text{No of bits in Tag} \\
 &= 2^{14} \times 10 \text{ bits} \\
 &= 163840 \text{ bits} \\
 &= 20480 \text{ bytes} \\
 &= 20 \text{ KB}
 \end{aligned}$$

1 byte = 8 bits

$$\boxed{\text{Size of Tag directory} = 20 \text{ KB}}$$

Ag

M.S

Ex consider a 8-way set associative mapped cache. The size of cache memory is 512 KB and There are 10-bits in the Tag. find the size of main memory.

Size of main memory = 64 MB

Ans

Practical Problem

Ex consider a 4-way set associative mapped cache. The size of main memory is 64 MB and there are 10-bits in the Tag. find the size of main cache memory.

Size of cache memory = 256 KB

Ans

Practical Problem


M.S

Line size = block size

Range 0 - 127

$$128 = 2^7$$

total number of Bit in Physical Address



Set Associative mapping (K-way mapping):

It is a combination of direct mapping and associative mapping.

Set Associative mapping = Direct mapping + Associative mapping

In this cache memory is divided into set.

Set = groups of blocks

Blocks = group of words

cache memory Set No = $\left(\frac{\text{main memory}}{\text{block No}} \right) \bmod \left(\begin{array}{l} \text{No of sets} \\ \text{in cache} \\ \text{memory} \end{array} \right)$